Loading page…
A data structure used by the OS and CPU to map virtual page numbers to physical frame numbers.
Page tables are typically multi-level on x86 (PML4, PDPT, PD, PT) to avoid storing enormous contiguous arrays. Walking them is cached by the TLB.