Skip to main content

Loading page…

Memory Hierarchy: CPU & Computer Architecture | LowLevelCraft

Tracks
CPU & Computer Architecture
Memory Hierarchy

Subtrack

Sign in to track progress

Memory Hierarchy

Understand cache memory, TLB, page tables, and NUMA architectures. Learn how to write cache-friendly code and optimize memory access patterns.

~405 Minutes 9 Challenges

CPU cache tutorial for programmers

About this subtrack

Memory Hierarchy makes caches, associativity, and TLBs measurable. Keyword: "why is my code slow cache misses."

Tasks (9)

Measure L1/L2/L3/RAM Latency with Pointer Chasing

Implement Direct-Mapped Cache Simulator

Implement Set-Associative Cache (2-way, 4-way)

Implement LRU Eviction Policy for Cache Replacement

Demonstrate False Sharing and Cache Coherency Overhead

Implement Cache-Oblivious Matrix Multiplication

Benchmark TLB (Translation Lookaside Buffer) Performance

Simulate Page Table Walk for Virtual-to-Physical Translation

Understand NUMA: Non-Uniform Memory Access in Multi-Socket Systems